top of page

tempImageYeJRYP_edited_edited_edited_edi

Projects

LNAs

A 5.5GHz, 15.23dB gain, 2.18dB NF Cascode LNA for WiFi 802.11a (WLAN) applications in GF 22nm FDSOI CMOS
A 34GHz , 1.59dB NF , 13.5dB Gain Differential Common-Source Cascode mm-wave LNA for 5G NR Applications in 22nm FDSOI

PAs

A Series-Stacked 25GHz Class-AB mm-wave PA with 40.3% PAE, 22dB Pout for 5G NR Applications in GF 22nm FDSOI CMOS

Mixers

Single-Balanced and Double-Balanced Gilbert-Cell Mixers for Direct Conversion WiFi 802.11a Receiver in GF 22nm FDSOI CMOS

VCOs

Op-Amps/OTAs

Data Converters

A 1 MS/s, 8.33-bit ENOB Low-Area CT Δ-Σ ADC for CMOS Image Sensors in TSMC 130nm (Taped-Out)

Comparators

A StrongARM Latch-Based High-Speed Fully-Differential Clocked Comparator in TSMC 130nm
An Ultra-Low Dynamic Power Strong-ARM Comparator for an Energy-Harvesting 3.5mV Input Self-Start Boost Converter in TSMC 65nm

PLLs

System-Level Modelling of a 200KHz Bandwith, sub-8mW, 5-9GHz Type-II RPLL in MATLAB Simulink

Circuits for Fiberoptic Applications

A Highly-Linear Broadband 448Gbps PAM-4 Folded-Cascode AMUX in 130nm SiGe HBT for Fiberoptic Applications (Taped-Out)

Parameter Extraction and High-Frequency Characterization of Devices and Passives

Extraction of the equivalent circuit parameters of two-terminal inductors, Design of 3T Symmetrical inductor using ASITIC
Extraction of Low-Frequency Model Parameters of TSMC 45nm n-MOSFET and p-MOSFET
Characterization of the High Frequency and Noise Performance of 130nm SiGe HBT

Digital

Circuit and Layout Design for Optimum Performance 32-Word Register Decoder in TSMC 65nm
Digital Circuit Synthesis and PnR of an Unsigned 4x4 Array Multiplier in TSMC 65nm

Other Projects (Microcontrollers, Software, PCB Design)

View Other Projects

bottom of page