A Series-Stacked 25GHz Class-AB mm-wave PA with 40.3% PAE, 22dB Pout for 5G NR applications in GF 22nm FDSOI CMOS

Back to Projects

PA Schematic

PA Hand Design 

PA Plots

Power Contours @ P1dB (Load Pull)

PA Input Impedance (ZM1) vs Input Power (Pin)

Input Matching (S11) and Output Matching (S22) vs Input Power (Pin)

Output Power (Pout), Gain and Power Added Efficiency (PAE) vs Input Power (Pin)

Voltage waveforms (on drains of each transistor in the PA stack)

View Project Documentation

Back to Projects