top of page
Maaz Khurram
Menu
Close
Home
Analog/RF IC Projects
Work History
IC Design Youtube Videos
Recommendations
Contact Info and CV
A 40Gb/s 0.25-pJ/bit CTLE For Wireline RX In 16nm FinFET
Back to Projects
Two-Stage CTLE Testbench
16nm FinFET Technology Characterization
Channel Characterization
CTLE Plots
AC Transfer function
40Gb/s Eye-Diagram Before CTLE
40Gb/s Eye-Diagram After CTLE
Pulse Response
View Project Documentation
Back to Projects
bottom of page