


Extraction of Low-Frequency Model Parameters of TSMC 45nm n-MOSFET and p-MOSFET

Extracted parameters of all four devices are shown below.

Model Parameters	NMOS W=600nm L=50nm	PMOS W=600nm L=50nm	NMOS W=1800nm L=100nm	PMOS W=1800nm L=100nm
V_{th} at $V_{DS}=10\text{mV}$	0.328V	-0.319V	0.346V	-0.327V
V_{th} at $V_{DS}=800\text{mV}$	0.317V	-0.309V	0.418V	-0.405V
$\lambda \cdot L$ (@ $V_{gs}=0.5\text{V}$)	88nm/V	168nm/V	278nm/V	200nm/V
μC_{ox} (@ $V_{ds}=0.8\text{V}$)	358.33 $\mu\text{A}/\text{V}^2$	97.5 $\mu\text{A}/\text{V}^2$	403.3 $\mu\text{A}/\text{V}^2$	61.1 $\mu\text{A}/\text{V}^2$
n (@ $V_{ds}=0.8\text{V}$)	1.73	1.78	1.71	1.77
θ (@ $V_{ds}=0.8\text{V}$)	2.16 V^{-1}	-1.5 V^{-1}	1.68 V^{-1}	-1.18 V^{-1}
m	2.05	1.42	1.61	1.37
C_{ov}	236.1aF	235.4aF	716.3aF	714.1aF
$C_{db} \approx C_{sb}$	50.1aF	31.9aF	496aF	429.66aF


All calculations for the first column of the above table (i.e NMOS, W=600nm, L=50nm) are shown below:



V_{th} at $V_{DS}=10\text{mV}$

NMOS, W=600nm, L=50nm

We plot g_m vs V_{gs} as shown below to find V_{th} .




Linear fit line intersects x-axis at $V_{gs}=0.328\text{V}$

So $V_{gs}=V_{th} = 0.328\text{V}$

V_{th} at $V_{DS}=800\text{mV}$

NMOS, $W=600\text{nm}$, $L=50\text{nm}$

We plot g_m vs V_{gs} as shown below to find V_{th} .




Linear fit line intersects x-axis at $V_{gs}=0.317\text{V}$

So **$V_{gs}=V_{th} = 0.317\text{V}$**

$\lambda \cdot L$

NMOS, $W=600\text{nm}$, $L=50\text{nm}$, $V_{gs}=500\text{mV}$

We plot (g_{ds}/I_d) vs V_{ds} as shown below to find λ




From the above graph and fit line, $\lambda = 1.76\text{ V}^{-1}$

$\lambda \cdot L = 1.76\text{ V}^{-1} * 50\text{nm} = 88\text{ nm/V}$

μ_{Cox}

NMOS, $W=600\text{nm}$, $L=50\text{nm}$, $V_{ds}=800\text{mV}$

We plot g_m vs V_{gs} to find the μ_{Cox} (W/L) which is the slope of the fit line.



From the above graph, slope of linear fit line = 4.3 mA/V^2

$$\mu_{Cox} (W/L) = 0.0043$$


Since $W/L = 12$

$$\mu_{Cox} = 0.0043/12 = \mathbf{358.33 \text{ } \mu\text{A/V}^2}$$

n

NMOS, $W=600\text{nm}$, $L=50\text{nm}$, $V_{ds}=800\text{mV}$

To find n , we plot $\log(I_d)$ vs V_{gs} for the transistor. “ n ” can be found from the slope of linear fit line as shown in the textbook example 1.17



From the above graph, Slope of fit line = $10.05 = 1/(2.3 \cdot n \cdot V_T)$

$$n = 1/(10.05 * 2.3 * V_T)$$


Assuming $V_T = 25\text{mV}$ @ 300K and solving the equation:

$$n = 1.73$$

θ

NMOS, $W=600\text{nm}$, $L=50\text{nm}$, $V_{ds}=800\text{mV}$

We plot g_m vs V_{gs} to find the intersection point of two fit lines as shown in the textbook example 1.18



An estimated point where g_m ceases to follow a linear relationship is shown above where the two fit lines intersect.

At this intersection point, $V_{gs} = 0.546\text{V}$

So $V_{eff} = V_{gs} - V_{th} = 0.546 - 0.317 = 0.229\text{V}$

$$V_{eff} = 1/2\theta$$

$$0.229 = 1/2\theta$$

$$\theta = 1/(2 * 0.229)$$

$$\theta = 2.18 \text{ V}^{-1}$$


m

We know that mobility degradation region starts $V_{eff} > 1/2\theta$

And the drain current (I_d) in this region is written as:

$$I_d = 0.5 \mu C_{ox} \frac{W}{L} V_{eff}^2 \frac{1}{[1 + (\theta V_{eff})^m]^{\frac{1}{m}}}$$

The transistor was biased at $V_{gs}=1\text{V}$. This ensures that $V_{eff} > 1/2\theta$ and we are in mobility degradation region as shown in graph below. We are in mobility degradation region since g_m is not following a linear relationship anymore. Note that for this chosen value of V_{gs} , $V_{eff} > 1/2\theta$ (found in previous part)



In the previous part, we also found the following parameters at $V_{eff} = 1/2\theta$ and $V_{ds}=0.8V$

$$\theta = 2.16 \text{ V}^{-1}$$

$$V_{eff} = 383\text{mV}$$

We also know $\mu C_{ox} \frac{W}{L}$ from previous part.

At this operating point ($V_{gs}=1V$, $V_{eff} = 0.383V$), $I_d = 563.5\mu A$ as shown from the graph above.

Using the above values, we can solve the equation for “m” as shown:

$$I_d = 0.5 \mu C_{ox} \frac{W}{L} V_{eff}^2 \frac{1}{[1 + (\theta V_{eff})^m]^{\frac{1}{m}}}$$

$$m = 2.05$$

Cov

In cutoff, $C_{gs} = C_{gd} = C_{ov} * W$

So, we park the transistor in cut-off and find $C_{gs}=C_{gd}$ by printing Cadence operating points for the device as shown below:

Results Display Window	
Window Expressions Info Help	cadence
signal	OP("/M9" "??")
cbb	94.49a
cbd	-281.5y
cbdbo	-281.5y
cbg	-94.49a
cbgbo	-93.92a
cbs	3.288z
cbsbo	3.288z
cdb	-85.23y
cdd	236.1a
cddbo	245.4y
cdg	-236.1a
cdgbo	-215.8y
cde	55.67y
cdebo	55.67y
cgb	-94.49a
cgd	-236.1a
cgdbo	-76.31y
cgg	566.6a
cggbo	93.92a
cgs	-236.1a
cgsbo	-3.452z
cjd	300a
cjs	480a
covlgb	576z
covlgd	236.1a
covlgs	236.1a
csb	-85.23y
csd	112.4y
csg	-236.1a
css	236.1a
ft	NaN

As shown above, **Cgs=Cgd= 236.1aF**

Cdb≈Csb


Simulation conditions:

Vs=Vd (drain and source tied together, and swept from 0 to 1V)

Vb = gnd! (bulk is grounded)

Cdb and Csb will decrease as the reverse junction voltage (i.e Vsb and Vdb) increases. This is because the p-n junctions between S/D and Body act like a two-plate capacitor with varying plate distance based on reverse voltage. As reverse bias increases, the p-n capacitances will decrease.

Cdb and Csb are almost equal. Their variation based on reverse junction voltage is shown below:



The worst-case capacitance is when the pn junctions (D-B and S-B) are unbiased. The value of worst-case capacitance Cdb and Csb is 50.1aF as shown from the above graph.